A Multi-bit VCO-based Linear Quantizer with Frequency- to-current Feedback using a Switched-capacitor Structure

نویسندگان

  • Sangyong Park
  • Hyuk Ryu
  • Eun-Taek Sung
  • Donghyun Baek
چکیده

In this letter, we present a new linearization method for a voltage controlled oscillator (VCO)-based quantizer in an analog-to-digital converter (ADC). The nonlinearity of the VCO generates unwanted harmonic spurs and reduces the signal-to-noise and distortion ratio (SNDR) of the VCO-based quantizer. This letter suggests a frequency-to-current feedback method to effectively suppress harmonic distortion. The proposed method decreases the harmonic spurs by more than 53 dB. And a VCO-based quantizer employing the proposed linearization method achieves a high SNDR of 74.1 dB.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Implementation of a Multi bit VCO based Quantizer using Frequency to Digital Converter

Voltage Controlled Oscillator (VCO) based ADC is unlike other ADCs. Input analog signal is converted into timing information via VCO then quantized in time. This paper demonstrates the multi bit VCO based quantizer using Frequency to Digital converter (FDC). Simulation result achieve in terms of SNR, SNDR and power dissipation. VCO based quantizer design using Cadence Virtuoso in GPDK 90nm tech...

متن کامل

C3-2 A 0.028mm2 19.8fJ/step 2nd-Order VCO-Based CT ΔΣ Modulator Using an Inherent Passive Integrator and Capacitive Feedback in 40nm CMOS

This paper presents an OTA-less 2nd-order VCO-based CT ΔΣ modulator featuring a passive integrator that makes use of the VCO’s inherent parasitic effect. A low-power capacitive feedback technique is also presented for robust loop compensation. Fabricated in 40nm CMOS, the prototype occupies 0.028mm2 of active area and consumes 524μW when sampling at 330MHz. The ΔΣM achieved peak Walden FoM of 1...

متن کامل

ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter

The oversampling ratio (OSR) can be at most FS/(2 · FBW ) = 16. After examining the empirical SQNR limit versus OSR and modulator order [1], I saw that a single bit quantizer cannot meet the design specification, which leads me to consider a multi-bit quantizer. I chose to use a third order modulator with a 9-level quantizer, which can obtain at most 85dB SQNR. Considering SQNR degradation due ...

متن کامل

Vco-Based continuous-Time Sigma Delta ADC Based on a Dual-VCO-quantizer-Loop Structure

This paper explores a continuous time (CT) sigma delta ( ) analog-to-digital converter (ADC) based on a dual-voltage-controlled oscillator (VCO)-quantizer-loop structure. A thirdorder ̄lter is adopted to reduce quantization noise and VCO nonlinearity. Even-order harmonics of VCO are signi ̄cantly reduced by the proposed dual-VCO-quantizer-loop structure. The prototype with 10MHz bandwidth and 400...

متن کامل

A triple-mode continuous-time sigma delta modulator with switched-capacitor feedback DAC for a GSM- EDGE/CDMA2000/UMTS Receiver

Time jitter in continuous-time modulators is a known limitation on the maximum achievable signal-to-noise-ratio (SNR). Analysis of time jitter in this type of converter shows that a switched-capacitor (SC) feedback digital-to-analog converter (DAC) reduces the sensitivity to time jitter significantly. In this paper, an and continuous-time fifth-order modulator with 1-bit quantizer and SC feedba...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015